At present, which language is mostly used by VLSI companies, Verilog or SystemVerilog for RTL or ASIC design?

The trend is towards systemverilog for everything since both testbenches and RTL code can be written in the same HDL language, no need for mixed language licenses anymore. Of course legacy code and other factors require the companies to buy mixed language licenses but in theory systemverilog has everything to simulate and design.

Kyle

Hardware and software advisor for tech startups. ASIC, FPGA, RPi, Arduino, AI, robots, drones, blockchain, Machine learning, vision processing, IoT and 3D printers are my fields of expertise.
Close Menu
%d bloggers like this: